EDA for IC System Design, Verification, and Testing
Electronic Design Automation for Integrated Circuits Handbook

Edited by
Louis Scheffer, Luciano Lavagno,
and Grant Martin

EDA for IC System Design, Verification,
and Testing

EDA for IC Implementation, Circuit Design, and
Process Technology
EDA for IC System Design, Verification, and Testing

Edited by

Louis Scheffer
Cadence Design Systems
San Jose, California, U.S.A.

Luciano Lavagno
Cadence Berkeley Laboratories
Berkeley, California, U.S.A.

Grant Martin
Tensilica Inc.
Santa Clara, California, U.S.A.
The editors would like to acknowledge the unsung heroes of EDA, those who have worked to advance the field, in addition to advancing their own personal, corporate, or academic agendas. These are the men and women who have played a variety of key roles — they run the smaller conferences, they edit technical journals, and they serve on standards committees, just to name a few. These largely volunteer jobs do not make anyone rich or famous despite the time and effort that goes into them, but they do contribute mightily to the remarkable and sustained advancement of EDA. Our kudos to these folks, who do not get the credit they deserve.

On a more personal note, Louis Scheffer would like to acknowledge the love, support, encouragement, and help of his wife Lynde, his daughter Lucynda, and his son Loukos. Without them this project would not have been possible.

Luciano Lavagno would like to thank his wife Paola and his daughter Alessandra Chiara for making his life so wonderful.

Grant Martin would like to acknowledge, as always, the love and support of his wife, Margaret Steele, and his two daughters, Jennifer and Fiona.
Preface

Preface for Volume 1

Electronic Design Automation (EDA) is a spectacular success in the art of engineering. Over the last quarter of a century, improved tools have raised designers’ productivity by a factor of more than a thousand. Without EDA, Moore’s law would remain a useless curiosity. Not a single billion-transistor chip could be designed or debugged without these sophisticated tools — without EDA we would have no laptops, cell phones, video games, or any of the other electronic devices we take for granted.

Spurred on by the ability to build bigger chips, EDA developers have largely kept pace, and these enormous chips can still be designed, debugged, and tested, even with decreasing time-to-market.

The story of EDA is much more complex than the progression of integrated circuit (IC) manufacturing, which is based on simple physical scaling of critical dimensions. EDA, on the other hand, evolves by a series of paradigm shifts. Every chapter in this book, all 49 of them, was just a gleam in some expert’s eye just a few decades ago. Then it became a research topic, then an academic tool, and then the focus of a start-up or two. Within a few years, it was supported by large commercial EDA vendors, and is now part of the conventional wisdom. Although users always complain that today’s tools are not quite adequate for today’s designs, the overall improvements in productivity have been remarkable. After all, in which other field do people complain of only a 21% compound annual growth in productivity, sustained over three decades, as did the International Technology Roadmap for Semiconductors in 1999?

And what is the future of EDA tools? As we look at the state of electronics and IC design in 2005–2006, we see that we may soon enter a major period of change in the discipline. The classical scaling approach to ICs, spanning multiple orders of magnitude in the size of devices over the last 40+ years, looks set to last only a few more generations or process nodes (though this has been argued many times in the past, and has invariably been proved to be too pessimistic a projection). Conventional transistors and wiring may well be replaced by new nano- and biologically based technologies that we are currently only beginning to experiment with. This profound change will surely have a considerable impact on the tools and methodologies used to design ICs. Should we be spending our efforts looking at Computer Aided Design (CAD) for these future technologies, or continue to improve the tools we currently use?

Upon further consideration, it is clear that the current EDA approaches have a lot of life left in them. With at least a decade remaining in the evolution of current design approaches, and hundreds of thousands or millions of designs left that must either craft new ICs or use programmable versions of them, it is far too soon to forget about today’s EDA approaches. And even if the technology changes to radically new forms and structures, many of today’s EDA concepts will be reused and built upon for design of technologies well beyond the current scope and thinking.
The field of EDA for ICs has grown well beyond the point where any single individual can master it all, or even be aware of the progress on all fronts. Therefore, there is a pressing need to create a snapshot of this extremely broad and diverse subject. Students need a way of learning about the many disciplines and topics involved in the design tools in widespread use today. As design grows multi-disciplinary, electronics designers and EDA tool developers need to broaden their scope. The methods used in one subtopic may well have applicability to new topics as they arise. All of electronics design can utilize a comprehensive reference work in this field.

With this in mind, we invited many experts from across all the disciplines involved in EDA to contribute chapters summarizing and giving a comprehensive overview of their particular topic or field. As might be appreciated, such chapters represent a snapshot of the state of the art in 2004–2005. However, as surveys and overviews, they retain a lasting educational and reference value that will be useful to students and practitioners for many years to come.

With a large number of topics to cover, we decided to split the Handbook into two volumes. Volume One covers system-level design, micro-architectural design, and verification and test. Volume Two covers the classical “RTL to GDS II” design flow, incorporating synthesis, placement and routing, along with related topics; analog and mixed-signal design, physical verification, analysis and extraction, and technology CAD topics for IC design. These roughly correspond to the classical “front-end/back-end” split in IC design, where the front-end (or logical design) focuses on making sure that the design does the right thing, assuming it can be implemented, and the back-end (or physical design) concentrates on generating the detailed tooling required, while taking the logical function as given. Despite limitations, this split has persisted through the years — a complete and correct logical design, independent of implementation, remains an excellent handoff point between the two major portions of an IC design flow. Since IC designers and EDA developers often concentrate on one side of this logical/physical split, this seemed to be a good place to divide the book as well.

In particular, Volume One starts with a general introduction to the topic, and an overview of IC design and EDA. System-level design incorporates many aspects — application-specific tools and methods, special specification and modeling languages, integration concepts including the use of Intellectual Property (IP), and performance evaluation methods; the modeling and choice of embedded processors and ways to model software running on those processors; and high-level synthesis approaches. ICs that start at the system level need to be refined into micro-architectural specifications, incorporating cycle-accurate modeling, power estimation methods, and design planning. As designs are specified and refined, verification plays a key role — and the handbook covers languages, simulation essentials, and special verification topics such as transaction-level modeling, assertion-based verification, and the use of hardware acceleration and emulation as well as emerging formal methods. Finally, making IC designs testable and thus cost-effective to manufacture and package relies on a host of test methods and tools, both for digital and analog and mixed-signal designs.

This handbook with its two constituent volumes is a valuable learning and reference work for everyone involved and interested in learning about electronic design and its associated tools and methods. We hope that all readers will find it of interest and that it will become a well-thumbed resource.

Louis Scheffer
Luciano Lavagno
Grant Martin
Editors

Louis Scheffer

Louis Scheffer received the B.S. and M.S. degrees from Caltech in 1974 and 1975, and a Ph.D. from Stanford in 1984. He worked at Hewlett Packard from 1975 to 1981 as a chip designer and CAD tool developer. In 1981, he joined Valid Logic Systems, where he did hardware design, developed a schematic editor, and built an IC layout, routing, and verification system. In 1991, Valid merged with Cadence, and since then he has been working on place and route, floorplanning systems, and signal integrity issues.

His main interests are floorplanning and deep submicron effects. He has written many technical papers, tutorials, invited talks, and panels, and has served the DAC, ICCAD, ISPD, SLIP, and TAU conferences as a technical committee member. He is currently the general chair of TAU and ISPD, on the steering committee of SLIP, and an associate editor of IEEE Transactions on CAD. He holds five patents in the field of EDA, and has taught courses on CAD for electronics at Berkeley and Stanford. He is also interested in SETI, and serves on the technical advisory board for the Allen Telescope Array at the SETI institute, and is a co-author of the book SETI-2020, in addition to several technical articles in the field.

Luciano Lavagno

Luciano Lavagno received his Ph.D. in EECS from U.C. Berkeley in 1992 and from Politecnico di Torino in 1993. He is a co-author of two books on asynchronous circuit design, of a book on hardware/software co-design of embedded systems, and of over 160 scientific papers.

Between 1993 and 2000, he was the architect of the POLIS project, a cooperation between U.C. Berkeley, Cadence Design Systems, Magneti Marelli and Politecnico di Torino, which developed a complete hardware/software co-design environment for control-dominated embedded systems.

He is currently an Associate Professor with Politecnico di Torino, Italy and a research scientist with Cadence Berkeley Laboratories. He serves on the technical committees of several international conferences in his field (e.g., DAC, DATE, ICCAD, ICCD) and of various workshops and symposia. He has been the technical program and tutorial chair of DAC, and the technical program and general chair of CODES. He has been associate and guest editor of IEEE Transactions on CAD, IEEE Transactions on VLSI and ACM Transactions on Embedded Computing Systems.

His research interests include the synthesis of asynchronous and low-power circuits, the concurrent design of mixed hardware and software embedded systems, as well as compilation tools and architectural design of dynamically reconfigurable processors.
Grant Martin

Grant Martin is a Chief Scientist at Tensilica, Inc. in Santa Clara, California. Before that, Grant worked for Burroughs in Scotland for 6 years; Nortel/BNR in Canada for 10 years; and Cadence Design Systems for 9 years, eventually becoming a Cadence Fellow in their Labs. He received his Bachelors and Masters degrees in Mathematics (Combinatorics and Optimization) from the University of Waterloo, Canada, in 1977 and 1978.


He has also presented many papers, talks and tutorials, and participated in panels, at a number of major conferences. He co-chaired the VSI Alliance Embedded Systems study group in the summer of 2001, and is currently co-chair of the DAC Technical Programme Committee for Methods for 2005 and 2006. His particular areas of interest include system-level design, IP-based design of system-on-chip, platform-based design, and embedded software. He is a senior member of the IEEE.
Contributors

Iuliana Bacivarov
SLS Group, TIMA Laboratory
Grenoble, France

Mike Bershteyn
Cadence Design Systems, Inc.
Cupertino, California

Shuvra Bhattacharyya
University of Maryland
College Park, Maryland

Joseph T. Buck
Synopsys, Inc.
Mountain View, California

Raul Camposano
Synopsys Inc.
Mountain View, California

Naehyuck Chang
Seoul National University
Seoul, South Korea

Kwang-Ting (Tim) Cheng
University of California
Santa Barbara, California

Alain Clouard
STMicroelectronics
Crolles, France

Marcello Coppola
STMicroelectronics
Grenoble, France

Robert Damiano
Synopsys Inc.
Hillsboro, Oregon

Marco Di Natale
Scuola Superiore S. Anna
Pisa, Italy

Nikil Dutt
Donald Bren School of Information and
Computer Sciences,
University of California, Irvine
Irvine, California

Stephen A. Edwards
Columbia University
New York, New York

Limor Fix
Design Technology, Intel
Pittsburgh, Pennsylvania
Harry Foster  
Jasper Design Automation  
Mountain View, California

Frank Ghenassia  
STMicroelectronics  
Crolles, France

Miltos D. Grammatikakis  
ISD S.A.  
Athens, Greece

Rajesh Gupta  
University of California, San Diego  
San Diego, California

Sumit Gupta  
Tensilica Inc.  
Santa Clara, California

Ahmed Jerraya  
SLS Group, TIMA Laboratory, INPG  
Grenoble, France

Bozena Kaminska  
Simon Fraser University and Pultronics Incorporated  
Burnaby, British Colombia, Canada

Bernd Koenemann  
Mentor Graphics, Inc.  
San Jose, California

Luciano Lavagno  
Cadence Berkeley Laboratories  
Berkeley, California

Steve Leibson  
Tensilica, Inc.  
Santa Clara, California

Enrico Macii  
Politecnico di Torino  
Torino, Italy

Laurent Maillet-Contoz  
STMicroelectronics  
Crolles, France

Erich Marschner  
Cadence Design Systems  
Berkeley, California

Grant Martin  
Tensilica Inc.  
Santa Clara, California

Ken McMillan  
Cadence Berkeley Laboratories  
Berkeley, California

Renu Mehra  
Synopsys, Inc.  
Mountain View, California

Prabhat Mishra  
University of Florida  
Gainesville, Florida

Ralph H.J.M. Otten  
Eindhoven University of Technology  
Eindhoven, Netherlands

Massimo Poncino  
Politecnico di Torino  
Torino, Italy

John Sanguinetti  
Forte Design Systems, Inc.  
San Jose, California

Louis Scheffer  
Cadence Design Systems  
San Jose, California
Sandeep Shukla  
Virginia Tech  
Blacksburg, Virginia

Gaurav Singh  
Virginia Tech  
Blacksburg, Virginia

Jean-Philippe Strassen  
STMicroelectronics  
Crolles, France

Vivek Tiwari  
Intel Corp.  
Santa Clara, California

Ray Turner  
Cadence Design Systems  
San Jose, California

Li-C. Wang  
University of California  
Santa Barbara, California

John Wilson  
Mentor Graphics  
Berkshire, United Kingdom

Wayne Wolf  
Princeton University  
Princeton, New Jersey
# Contents

## SECTION I  Introduction

1  Overview  
*Luciano Lavagno, Grant Martin, and Louis Scheffer* ........................................ 1-1  
Introduction to Electronic Design Automation for Integrated Circuits  .......... 1-2  
System Level Design ......................................................................................... 1-6  
Micro-Architecture Design ............................................................................. 1-8  
Logical Verification ......................................................................................... 1-8  
Test .................................................................................................................. 1-9  
RTL to GDS-II, or Synthesis, Place, and Route ................................................. 1-9  
Analog and Mixed-Signal Design .................................................................... 1-11  
Physical Verification ....................................................................................... 1-11  
Technology Computer-Aided Design ............................................................... 1-12

2  The Integrated Circuit Design Process and Electronic Design Automation  
*Robert Damiano and Raul Camposano* ......................................................... 2-1  
2.1 Introduction ................................................................................................. 2-1  
2.2 Verification ................................................................................................. 2-3  
2.3 Implementation ........................................................................................... 2-5  
2.4 Design for Manufacturing ........................................................................... 2-11

## SECTION II  System Level Design

3  Tools and Methodologies for System-Level Design  
*Shuvra Bhattacharyya and Wayne Wolf* ....................................................... 3-1  
3.1 Introduction ................................................................................................ 3-1  
3.2 Characteristics of Video Applications ....................................................... 3-2  
3.3 Other Application Domains ....................................................................... 3-3  
3.4 Platform Characteristics ............................................................................ 3-3
4 System-Level Specification and Modeling Languages
Joseph T. Buck ................................................................. 4-1
4.1 Introduction ................................................................. 4-1
4.2 A Survey of Domain-Specific Languages and Methods ............... 4-2
4.3 Heterogeneous Platforms and Methodologies .......................... 4-12
4.4 Conclusions .................................................................. 4-13

5 SoC Block-Based Design and IP Assembly
John Wilson .................................................................. 5-1
5.1 The Economics of Reusable IP and Block-Based Design ............... 5-2
5.2 Standard Bus Interfaces ................................................. 5-3
5.3 Use of Assertion-Based Verification ..................................... 5-4
5.4 Use of IP Configurators and Generators ................................ 5-5
5.5 The Design Assembly and Verification Challenge .................... 5-7
5.6 The SPIRIT XML Databook Initiative .................................. 5-8
5.7 Conclusions .................................................................. 5-10

6 Performance Evaluation Methods for Multiprocessor System-on-Chip Design
Ahmed Jerraya and Iuliana Bacivarov .............................. 6-1
6.1 Introduction ................................................................. 6-1
6.2 Overview of Performance Evaluation in the Context of System Design Flow 6-2
6.3 MPSoC Performance Evaluation ..................................... 6-9
6.4 Conclusions .................................................................. 6-12

7 System-Level Power Management
Naehyuck Chang, Enrico Macii, Massimo Poncino, and Vivek Tiwari. 7-1
7.1 Introduction ................................................................. 7-1
7.2 Dynamic Power Management ......................................... 7-2
7.3 Battery-Aware Dynamic Power Management ....................... 7-10
7.4 Software-Level Dynamic Power Management ...................... 7-13
7.5 Conclusions .................................................................. 7-17

8 Processor Modeling and Design Tools
Prabhat Mishra and Nikil Dutt .......................................... 8-1
8.1 Introduction ................................................................. 8-1
8.2 Processor Modeling Using ADLs ...................................... 8-2
8.3 ADL-Driven Methodologies ........................................... 8-11
8.4 Conclusions .................................................................. 8-18

9 Embedded Software Modeling and Design
Marco Di Natale .......................................................... 9-1
9.1 Introduction ................................................................. 9-1
9.2 Synchronous vs. Asynchronous Models ............................... 9-13
9.3 Synchronous Models ...................................................... 9-13
9.4 Asynchronous Models .................................................... 9-16
9.5 Research on Models for Embedded Software .............................................. 9-34
9.6 Conclusions ............................................................................................... 9-40

10 Using Performance Metrics to Select Microprocessor Cores for IC Designs
Steve Leibson ................................................................................................. 10-1
10.1 Introduction ............................................................................................... 10-1
10.2 The ISS as Benchmarking Platform .......................................................... 10-3
10.3 Ideal Versus Practical Processor Benchmarks ......................................... 10-4
10.4 Standard Benchmark Types ................................................................. 10-4
10.5 Prehistoric Performance Ratings: MIPS, MOPS, and MFLOPS .......... 10-5
10.6 Classic Processor Benchmarks (The Stone Age) .................................. 10-6
10.7 Modern Processor Performance Benchmarks ...................................... 10-13
10.8 Configurable Processors and the Future of Processor-Core Benchmarks 10-22
10.9 Conclusion ............................................................................................... 10-25

11 Parallelizing High-Level Synthesis: A Code Transformational Approach to High-Level Synthesis
Gaurav Singh, Sumit Gupta, Sandeep Shukla, and Rajesh Gupta .................. 11-1
11.1 Introduction ............................................................................................... 11-2
11.2 Background and Survey of the State of the Art .................................. 11-3
11.3 Parallelizing HLS .................................................................................... 11-11
11.4 The SPARK PHLS Framework .............................................................. 11-15
11.5 Summary ................................................................................................. 11-16

SECTION III Micro-Architecture Design

12 Cycle-Accurate System-Level Modeling and Performance Evaluation
Marcello Coppola and Miltos D. Grammatikakis ........................................... 12-1
12.1 Introduction ............................................................................................... 12-1
12.2 System Modeling and Design Methodology ........................................ 12-3
12.3 Back-Annotation of System-Level Modeling Objects ........................... 12-6
12.4 Automatic Extraction of Statistical Features ....................................... 12-10
12.5 Open System-Level Modeling Issues .................................................... 12-16

13 Micro-Architectural Power Estimation and Optimization
Enrico Macii, Renu Mehra, and Massimo Poncino ....................................... 13-1
13.1 Introduction ............................................................................................... 13-1
13.2 Background ............................................................................................... 13-2
13.3 Architectural Template ........................................................................... 13-4
13.5 Micro-Architectural Power Optimization ............................................. 13-14
13.6 Conclusions ............................................................................................. 13-29

14 Design Planning
Ralph H.J.M. Otten ......................................................................................... 14-1
14.1 Introduction ............................................................................................... 14-1
14.2 Floorplans ................................................................................................. 14-3
14.3 Wireplans ................................................................................................ 14-9
14.4 A Formal System For Trade-Offs ......................................................... 14-17
## SECTION IV  Logical Verification

### 15 Design and Verification Languages
*Stephen A. Edwards*

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>15.1 Introduction</td>
<td>15-1</td>
</tr>
<tr>
<td>15.2 History</td>
<td>15-2</td>
</tr>
<tr>
<td>15.3 Design Languages</td>
<td>15-3</td>
</tr>
<tr>
<td>15.4 Verification Languages</td>
<td>15-16</td>
</tr>
<tr>
<td>15.5 Conclusions</td>
<td>15-26</td>
</tr>
</tbody>
</table>

### 16 Digital Simulation
*John Sanguinetti*

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>16.1 Introduction</td>
<td>16-1</td>
</tr>
<tr>
<td>16.2 Event- vs. Process-Oriented Simulation</td>
<td>16-3</td>
</tr>
<tr>
<td>16.3 Logic Simulation Methods and Algorithms</td>
<td>16-3</td>
</tr>
<tr>
<td>16.4 Impact of Languages on Logic Simulation</td>
<td>16-11</td>
</tr>
<tr>
<td>16.5 Logic Simulation Techniques</td>
<td>16-13</td>
</tr>
<tr>
<td>16.6 Impact of HVLs on Simulation</td>
<td>16-16</td>
</tr>
<tr>
<td>16.7 Summary</td>
<td>16-16</td>
</tr>
</tbody>
</table>

### 17 Using Transactional-Level Models in an SoC Design Flow
*Alain Clouard, Frank Ghenassia, Laurent Maillet-Contoz, and Jean-Philippe Strassen*

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>17.1 Introduction</td>
<td>17-1</td>
</tr>
<tr>
<td>17.2 Related Work</td>
<td>17-2</td>
</tr>
<tr>
<td>17.3 Overview of the System-to-RTL Design Flow</td>
<td>17-4</td>
</tr>
<tr>
<td>17.4 TLM — A Complementary View for the Design Flow</td>
<td>17-6</td>
</tr>
<tr>
<td>17.5 TLM Modeling Application Programming Interface</td>
<td>17-11</td>
</tr>
<tr>
<td>17.6 Example of a Multimedia Platform</td>
<td>17-13</td>
</tr>
<tr>
<td>17.7 Design Flow Automation</td>
<td>17-15</td>
</tr>
<tr>
<td>17.8 Conclusion</td>
<td>17-17</td>
</tr>
</tbody>
</table>

### 18 Assertion-Based Verification
*Erich Marschner and Harry Foster*

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>18.1 Introduction</td>
<td>18-1</td>
</tr>
<tr>
<td>18.2 History</td>
<td>18-2</td>
</tr>
<tr>
<td>18.3 State of the Art</td>
<td>18-8</td>
</tr>
</tbody>
</table>

### 19 Hardware Acceleration and Emulation
*Ray Turner and Mike Bershteyn*

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>19.1 Introduction</td>
<td>19-1</td>
</tr>
<tr>
<td>19.2 Emulator Architecture Overview</td>
<td>19-4</td>
</tr>
<tr>
<td>19.3 Design Modeling</td>
<td>19-9</td>
</tr>
<tr>
<td>19.4 Debugging</td>
<td>19-14</td>
</tr>
<tr>
<td>19.5 Use Models</td>
<td>19-15</td>
</tr>
<tr>
<td>19.6 The Value of In-Circuit Emulation</td>
<td>19-17</td>
</tr>
<tr>
<td>19.7 Considerations for Successful Emulation</td>
<td>19-17</td>
</tr>
<tr>
<td>19.8 Summary</td>
<td>19-20</td>
</tr>
</tbody>
</table>
20 Formal Property Verification

Limor Fix and Ken McMillan ................................................................. 20-1
20.1 Introduction ................................................................. 20-1
20.2 Formal Property Verification Methods and Technologies ................. 20-4
20.3 Software Formal Verification ................................................. 20-8
20.4 Summary ................................................................. 20-11

SECTION V Test

21 Design-For-Test

Bernd Koenemann ................................................................. 21-1
21.1 Introduction ................................................................. 21-1
21.2 The Objectives of Design-For-Test for Microelectronics Products .......... 21-2
21.3 Overview of Chip-Level Design-For-Test Techniques ......................... 21-5
21.4 Conclusion ................................................................. 21-33

22 Automatic Test Pattern Generation

Kwang-Ting (Tim) Cheng and Li-C. Wang ........................................... 22-1
22.1 Introduction ................................................................. 22-1
22.2 Combinational ATPG ....................................................... 22-2
22.3 Sequential ATPG ....................................................... 22-7
22.4 ATPG and SAT ........................................................... 22-13
22.5 Applications of ATPG .................................................... 22-20
22.6 High-Level ATPG ....................................................... 22-25

23 Analog and Mixed Signal Test

Bozena Kaminska ................................................................. 23-1
23.1 Introduction ................................................................. 23-1
23.2 Analog Circuits and Analog Specifications .................................... 23-2
23.3 Testability Analysis ....................................................... 23-4
23.4 Fault Modeling and Test Specification .................................... 23-5
23.5 Catastrophic Fault Modeling and Simulation .................................. 23-6
23.6 Parametric Faults, Worst-Case Tolerance Analysis, and Test Generation .... 23-6
23.7 Design for Test — An Overview ....................................... 23-7
23.8 Analog Test Bus Standard .............................................. 23-7
23.9 Oscillation-Based DFT/BIST ............................................ 23-8
23.10 PLL, VCO, and Jitter Testing ........................................... 23-10
23.11 Review of Jitter Measurement Techniques ................................ 23-11
23.12 Summary ............................................................... 23-22

Index ................................................................. Index-1
SECTION I

INTRODUCTION
Overview

Introduction to Electronic Design Automation for Integrated Circuits ............................................................ 1-2

A Brief History of Electronic Design Automation • Major Industry Conferences and Publications • Structure of the Book

System Level Design ................................................................................................................................. 1-6

Tools and Methodologies for System-Level Design by Bhattacharyya and Wolf • System-Level Specification and Modeling Languages by Buck • SoC Block-Based Design and IP Assembly by Wilson • Performance Evaluation Methods for Multiprocessor Systems-on-Chip Design by Bacivarov and Jerraya • System-Level Power Management by Chang, Macii, Poncino and Tiwari • Processor Modeling and Design Tools by Mishra and Dutt • Embedded Software Modeling and Design by di Natale • Using Performance Metrics to Select Microprocessor Cores for IC Designs by Leibson

• Parallelizing High-Level Synthesis: A Code Transformational Approach to High-Level Synthesis by Singh Gupta, Shukla, and Gupta

Micro-Architecture Design .......................................................................................................................... 1-8

Cycle-Accurate System-Level Modeling and Performance Evaluation by Coppola and Grammatikakis • Micro-Architectural Power Estimation and Optimization by Macii, Mehra, and Poncino • Design Planning by Otten

Logical Verification ....................................................................................................................................... 1-8

Design and Verification Languages by Edwards • Digital Simulation by Sanguinetti • Using Transactional Level Models in a SoC Design Flow by Clouard, Ghenassia, Maillet-Contoz, and Strassen • Assertion-Based Verification by Foster and Marschner • Hardware Acceleration and Emulation by Bershteyn and Turner • Formal Property Verification by Fix and McMillan

Test ............................................................................................................................................................... 1-9

Design-for-Test by Koenemann • Automatic Test Pattern Generation by Wang and Cheng • Analog and Mixed-Signal Test by Kaminska

RTL to GDS-II, or Synthesis, Place, and Route ......................................................................................... 1-9

Design Flows by Hathaway, Stok, Chinnery, and Keutzer • Logic Synthesis by Khatri and Shenoy • Power Analysis and Optimization from Circuit to Register Transfer Levels by Monteiro, Patel, and Tiwari • Equivalence Checking by
Introduction to Electronic Design Automation for Integrated Circuits

Modern integrated circuits (ICs) are enormously complicated, often containing many millions of devices. Design of these ICs would not be humanly possible without software (SW) assistance at every stage of the process. The tools used for this task are collectively called electronic design automation (EDA).

EDA tools span a very wide range, from purely logical tools that implement and verify functionality, to purely physical tools that create the manufacturing data and verify that the design can be manufactured. The next chapter, The IC Design Process and EDA, by Robert Damiano and Raul Camposano, discusses the IC design process, its major stages and design flow, and how EDA tools fit into these processes and flows. It particularly looks at interfaces between the major IC design stages and the kind of information — abstractions upwards, and detailed design and verification information downwards — that must flow between these stages.

A Brief History of Electronic Design Automation

This section contains a very brief summary of the origin and history of EDA for ICs. For each topic, the title of the relevant chapter(s) is mentioned in italics.
The need for tools became clear very soon after ICs were invented. Unlike a breadboard, ICs cannot be modified easily after fabrication, so testing even a simple change involves weeks of delay (for new masks and a new fabrication run) and considerable expense. Furthermore, the internal nodes of an IC are difficult to probe because they are physically small and may be covered by other layers of the IC. Even if these problems can be worked around, the internal nodes often have very high impedances and hence are difficult to measure without dramatically changing the performance. Therefore circuit simulators were crucial to IC design almost as soon as ICs came into existence. These programs are covered in the chapter Analog Simulation: Circuit Level and Behavioral Level, and appeared in the 1960s.

Next, as the circuits grew bigger, clerical help was required in producing the masks. At first there were digitizing programs, where the designer still drew with colored pencils but the coordinates were transferred to the computer, written to magnetic tape, and then transferred to the mask making machines. Soon, these early programs were enhanced into full-fledged layout editors. These programs were first developed in the late 1960s and early 1970s. Analog designs in the modern era are still largely laid out manually, with some tool assistance, as Layout Tools for Analog ICs and Mixed-Signal SoCs: A Survey will attest, although some developments in more automated optimization have been occurring, along with many experiments in more automated layout techniques.

As the circuits grew larger, getting the logic design correct became difficult, and Digital Simulation (i.e., logic simulation) was introduced into the IC design flow. Also, testing of the completed chip proved to be difficult, since unlike circuit boards, internal nodes could not be observed or controlled through a “bed of nails” fixture. Therefore automatic test pattern generation (ATPG) programs were developed that generate test vectors that only refer to the visible pins. Other programs that modified designs to make them more controllable, observable, and testable were not far behind. These programs, covered in Design-for-Test and Automatic Test Pattern Generation, were first available in the mid-1970s. Specialized Analog and Mixed-Signal Test needs were met by special testers and tools.

As the number of design rules, number of layers, and chip sizes all continued to increase, it became increasingly difficult to verify by hand that a layout met all the manufacturing rules, and to estimate the parasitics of the circuit. Therefore Design Rule Checking, and Layout Extraction programs were developed, starting in the mid-1970s. As the processes became more complex, with more layers of interconnect, the original analytic approximations to R, C, and L values became inadequate, and High-Accuracy Parasitic Extraction programs were required to determine more accurate values, or at least calibrate the parameter extractors.

The next bottleneck was doing the detailed designing of each polygon. Placement and routing programs allowed the user to specify only the gate-level netlist — the computer would then decide on the location of the gates and the wires connecting them. Although some silicon efficiency was lost, productivity was greatly improved, and IC design opened up to a wider audience of logic designers. The chapters Digital Layout — Placement and Routing cover these programs, which became popular in the mid-1980s.

Even just the gate-level netlist soon proved to be of too much detail, and synthesis tools were developed to create such a netlist from a higher level specification, usually expressed in a hardware description language (HDL). This is called Logic Synthesis and became available in the mid-1980s. In the last decade, Power Analysis and Optimization from Circuit to Register Transfer Levels has become a major area of concern and is becoming the number one optimization criterion for many designs, especially portable and battery powered ones.

Around this time, the large collection of tools that need to be used to complete a single design became a serious problem. Electronic design automation Design Databases were introduced to cope with this problem. In addition, Design Flows began to become more and more elaborate in order to hook tools together, as well as to develop and support both methodologies and use models for specific design groups, companies, and application areas.

In the late 1990s, as the circuits continued to shrink, noise became a serious problem. Programs that analyzed power and ground networks, cross-talk, and substrate noise in systematic ways became commercially available. The chapters Design and Analysis of Power Supply Networks, Mixed-Signal Noise Coupling in System-on-Chip Design: Modeling, Analysis and Validation, and Noise Considerations in Digital ICs cover these topics.
Gradually through the 1990s and early 2000s, chips and processes became sufficiently complex that the designs that optimize yield were no longer only a minimization of size. *Design for Manufacturability in the Nanometer Era*, otherwise known as “Design for Yield”, became a field of its own. Also in this time frame, the size of the features on the chip became comparable to, or less than, the wavelength of the light used to create them. To compensate for this as much as possible, the masks were no longer a direct copy of what the designer intended. The creation of these more complex masks is covered in *Resolution Enhancement Techniques and Mask Data Preparation*.

On a parallel track, developing the process itself was also a difficult problem. *Process Simulation* tools were developed to predict the effects of changing various process parameters. The output from these programs, such as doping profiles, was useful to process engineers but too detailed for electrical analysis. Another suite of tools (see *Device Modeling — from Physics to Electrical Parameter Extraction*) that predict device performance from a physical description of devices was needed and developed. These models were particularly useful when developing a new process.

One of the areas that developed very early in the design of electronic systems, at least in part, but which is the least industrialized as a standard process, is that of system-level design. As the chapter on *Using Performance Metrics to Select Microprocessor Cores for IC Designs* points out, one of the first instruction set simulators appeared soon after the first digital computers did. However, until the present day, system-level design has consisted mainly of a varying collection of tricks, techniques, and *ad hoc* modeling tools.

The logic simulation and synthesis processes introduced in the 1970s and 1980s, respectively, are, as was discussed earlier, much more standardized. The front-end IC design flow would not have been possible to standardize without the introduction of standard HDLs. Out of a huge variety of HDLs introduced from the 1960s to the 1980s, Verilog and VHDL have become the major *Design and Verification Languages*. For a long time — till the mid to late 1990s, verification of digital design seemed stuck at standard digital simulation — although at least since the 1980s, a variety of *Hardware Acceleration and Emulation* solutions have been available to designers. However, advances in verification languages and the growth in design complexity have triggered interest in more advanced verification methods, and the last decade has seen considerable interest in *Using Transactional Level Models in a SoC Design Flow, Assertion-based Verification*, and *Formal Property Verification*. *Equivalence Checking* has been the formal technique most tightly integrated into design flows, since it allows designs to be compared before and after various optimizations and back-end-related modifications, such as scan insertion.

For many years, specific systems design domains have fostered their own application-specific *Tools and Methodologies for System-Level Design* — especially in the areas of algorithm design from the late 1980s through to this day. The late 1990s saw the emergence of and competition between a number of C/C++-based *System-Level Specification and Modeling Languages*. With the possibility of now incorporating the major functional units of a design (processors, memories, digital and mixed-signal HW blocks, peripheral interfaces, and complex hierarchical buses) all onto a single silicon substrate, the mid-1990s to the present day have also seen the rise of the System-on-chip (SoC). It is thus that the area of *SoC Block-Based Design and IP Assembly* has grown, in which the complexity possible with advanced semiconductor processes is ameliorated to some extent via reuse of blocks of design. Concomitant with the SoC approach has been the development, during the last decade, of *Performance Evaluation Methods for MPSoC Design*, development of embedded processors through specialized *Processor Modelling and Design Tools*, and gradual and still-forming links to *Embedded Software Modelling and Design*. The desire to raise HW design productivity to higher levels has spawned considerable interest in *(Parallelizing) High Level Synthesis* over the years. It is now seeing something of a resurgence driven by C/C++/SystemC as opposed to the first-generation high-level synthesis (HLS) tools driven by HDLs in the mid-1990s.

After the system level of design, architects need to descend one level of abstraction to the micro-architectural level. Here, a variety of tools allow one to look at the three main performance criteria: timing or delay (Cycle-accurate *System-Level Modeling and Performance Evaluation*), power (Micro-Architectural *Power Estimation and Optimization*), and physical *Design Planning*. Micro-architects need to make trade-offs between the timing, power, and cost/area attributes of complex ICs at this level.
The last several years have seen a considerable infilling of the design flow with a variety of complementary tools and methods. Formal verification of function is only possible if one is assured that the timing is correct, and by keeping a lid on the amount of dynamic simulation required, especially at the postsynthesis and postlayout gate levels, good Static Timing Analysis tools provide the assurance that timing constraints are being met. It is also an underpinning to timing optimization of circuits and for the design of newer mechanisms for manufacturing and yield. Standard cell-based placement and routing are not appropriate for Structured Digital Design of elements such as memories and register files, leading to specialized tools. As design groups began to rely on foundries and application specific integrated circuit (ASIC) vendors and as the IC design and manufacturing industry began to “de-verticalize”, design libraries, covered in Exploring Challenges of Libraries for Electronic Design, became a domain for special design flows and tools. It ensured the availability of a variety of high performance and low power libraries for optimal design choices and allowed some portability of design across processes and foundries. Tools for Chip-Package Codesign began to link more closely the design of IOs on chip, the packages they fit into, and the boards on which they would be placed. For implementation “fabrics” such as field-programmable gate arrays (FPGAs), specialized FPGA Synthesis and Physical Design Tools are necessary to ensure good results. And a renewed emphasis on Design Closure allows a more holistic focus on the simultaneous optimization of design timing, power, cost, reliability, and yield in the design process.

Another area of growing but specialized interest in the analog design domain is the use of new and higher level modeling methods and languages, which are covered in Simulation and Modeling for Analog and Mixed-Signal Integrated Circuits.

A much more detailed overview of the history of EDA can be found in [1]. A historical survey of many of the important papers from the International Conference on Computer-Aided Design (ICCAD) can be found in [2].

Major Industry Conferences and Publications

The EDA community, formed in the early 1960s from tool developers working for major electronics design companies such as IBM, AT&T Bell Labs, Burroughs, Honeywell, and others, has long valued workshops, conferences, and symposia, in which practitioners, designers, and later, academic researchers, could exchange ideas and practically demonstrate the techniques. The Design Automation Conference (DAC) grew out of workshops, which started in the early 1960s, and although held in a number of U.S. locations, has in recent years tended to stay on the west coast of the United States or a bit inland. It is the largest combined EDA trade show and technical conference held annually anywhere in the world. In Europe, a number of country-specific conferences held sporadically through the 1980s, and two competing ones held in the early 1990s, led to the creation of the consolidated Design Automation and Test in Europe (DATE) conference, which started in the mid-1990s and has grown consistently in strength ever since. Finally, the Asia-South Pacific DAC (ASP-DAC) started in the mid to late 1990s and completes the trio of major EDA conferences spanning the most important electronics design communities in the world.

Complementing the larger trade show/technical conferences has been ICCAD, which for over 20 years has been held in San Jose, and has provided a more technical conference setting for the latest algorithmic advances in EDA to be presented, attracting several hundred attendees. Various domain areas of EDA knowledge have sparked a number of other workshops, symposia, and smaller conferences over the last 15 years, including the International Symposium on Physical Design (ISPD), International Symposium on Quality in Electronic Design (ISQED), Forum on Design Languages in Europe (FDL), HDL and Design and Verification conferences (HDLCon, DVCon), High-level Design, Verification and Test (HLDVT), International Conference on Hardware–Software Codesign and System Synthesis (CODES+ISSS), and many other gatherings. Of course, the area of Test has its own long-standing International Test Conference (ITC); similarly, there are specialized conferences for FPGA design (e.g., Forum on Programmable Logic [FPL]) and a variety of conferences focusing on the most advanced IC
designs such as the International Solid-State Circuits Conference (ISSCC) and its European counterpart (ESSCC).

There are several technical societies with strong representation of design automation: one is the Institute of Electrical and Electronics Engineers (IEEE, pronounced “eye-triple-ee”), and the other is the Association for Computing Machinery (ACM).

Various IEEE and ACM transactions contain major work on algorithms and design techniques in print—a more archival-oriented format than conference proceedings. Among these, the IEEE Transactions on computer-aided design (CAD), the IEEE Transactions on VLSI systems, and the ACM Transactions on Design Automation of Electronic Systems are notable. A more general readership magazine devoted to Design and Test and EDA topics is IEEE Design and Test.

As might be expected, the EDA community has a strong online presence. All the conferences mentioned above have web pages describing locations, dates, manuscript submission and registration procedures, and often detailed descriptions of previous conferences. The journals above offer online submission, refereeing, and publication. Online, the IEEE (http://ieee.org), ACM (http://acm.org), and CiteSeer (http://citeseer.ist.psu.edu) offer extensive digital libraries, which allow searches through titles, abstracts, and full text. Both conference proceedings and journals are available. Most of the references found in this volume, at least those published after 1988, can be found in at least one of these libraries.

Structure of the Book

In the simplest case of digital design, EDA can be divided into system-level design, micro-architecture design, logical verification, test, synthesis-place-and-route, and physical verification. System-level design is the task of determining which components (bought and built, HW and SW) should comprise a system that can do what one wants. Micro-architecture design fills out the descriptions of each of the blocks, and sets the main parameters for their implementation. Logical verification verifies that the design does what is intended. Test ensures that functional and nonfunctional chips can be told apart reliably, and inserts testing circuitry if needed to ensure that this is the case. Synthesis, place, and route take the logical description, and map it into increasingly detailed physical descriptions, until the design is in a form that can be built with a given process. Physical verification checks that the design is manufacturable and will be reliable. In general, each of these stages works with an increasingly detailed description of the design, and may fail due to problems unforeseen at earlier stages. This makes the flow, or sequence of steps that the users follow to finish their design, a crucial part of any EDA methodology.

Of course not all, or even most chips, are fully digital. Analog chips and chips with a mixture of analog and digital signals (commonly called mixed-signal chips) require their own specialized tool sets.

All these tools must work on circuits and designs that are quite large, and do so in a reasonable amount of time. In general, this cannot be done without models, or simplified descriptions of the behavior of various chip elements. Creating these models is the province of Technology CAD (TCAD), which in general treats relatively small problems in great physical detail, starting from very basic physics and building the more efficient models needed by the tools that must handle higher data volumes.

The division of EDA into these sections is somewhat arbitrary, and below a brief description of each of the chapters of the book is given.

System Level Design

Tools and Methodologies for System-Level Design by Bhattacharyya and Wolf

This chapter covers very high level system-level design approaches and associated tools such as Ptolemy, the Mathworks tools, and many others, and uses video applications as a specific example illustrating how these can be used.
System-Level Specification and Modeling Languages by Buck

This chapter discusses the major approaches to specify and model systems, and the languages and tools in this domain. It includes issues of heterogeneous specifications, models of computation and linking multidomain models, requirements on languages, and specialized tools and flows in this area.

SoC Block-Based Design and IP Assembly by Wilson

This chapter approaches system design with particular emphasis on SoC design via IP-based reuse and block-based design. Methods of assembly and compositional design of systems are covered. Issues of IP reuse as they are reflected in system-level design tools are also discussed.

Performance Evaluation Methods for Multiprocessor Systems-on-Chip Design by Bacivarov and Jerraya

This chapter surveys the broad field of performance evaluation and sets it in the context of multi-processor systems-on-chip (MPSoC). Techniques for various types of blocks — HW, CPU, SW, and interconnect — are included. A taxonomy of performance evaluation approaches is used to assess various tools and methodologies.

System-Level Power Management by Chang, Macii, Poncino and Tiwari

This chapter discusses dynamic power management approaches, aimed at selectively stopping or slowing down resources, whenever this is possible while still achieving the required level of system performance. The techniques can be applied both to reduce power consumption, which has an impact on power dissipation and power supply, and energy consumption, which improves battery life. They are generally driven by the software layer, since it has the most precise picture about both the required quality of service and the global state of the system.

Processor Modeling and Design Tools by Mishra and Dutt

This chapter covers state-of-the-art specification languages, tools, and methodologies for processor development used in academia and industry. It includes specialized architecture description languages and the tools that use them, with a number of examples.

Embedded Software Modeling and Design by di Natale

This chapter covers models and tools for embedded SW, including the relevant models of computation. Practical approaches with languages such as unified modeling language (UML) and specification and description language (SDL) are introduced and how these might link into design flows is discussed.

Using Performance Metrics to Select Microprocessor Cores for IC Designs by Leibson

This chapter discusses the use of standard benchmarks, and instruction set simulators, to evaluate processor cores. These might be useful in nonembedded applications, but are especially relevant to the design of embedded SoC devices where the processor cores may not yet be available in HW, or be based on user-specified processor configuration and extension. Benchmarks drawn from relevant application domains have become essential to core evaluation and their advantages greatly exceed that of the general-purpose ones used in the past.

This chapter surveys a number of approaches, algorithms, and tools for HLS from algorithmic or behavioral descriptions, and focuses on some of the most recent developments in HLS. These include the use of techniques drawn from the parallel compiler community.

Micro-Architecture Design

Cycle-Accurate System-Level Modeling and Performance Evaluation by Coppola and Grammatikakis

This chapter discusses how to use system-level modeling approaches at the cycle-accurate micro-architectural level to do final design architecture iterations and ensure conformance to timing and performance specifications.

Micro-Architectural Power Estimation and Optimization by Macii, Mehra, and Poncino

This chapter discusses the state of the art in estimating power at the micro-architectural level, consisting of major design blocks such as data paths, memories, and interconnect. Ad hoc solutions for optimizing both specific components and the whole design are surveyed.

Design Planning by Otten

This chapter discusses the topics of physical floor planning and its evolution over the years, from dealing with rectangular blocks in slicing structures to more general mathematical techniques for optimizing physical layout while meeting a variety of criteria, especially timing and other constraints.

Logical Verification

Design and Verification Languages by Edwards

This chapter discusses the two main HDLs in use — VHDL and Verilog, and how they meet the requirements for design and verification flows. More recent evolutions in languages, such as SystemC, System Verilog, and verification languages such as OpenVera, e, and PSL are also described.

Digital Simulation by Sanguinetti

This chapter discusses logic simulation algorithms and tools, as these are still the primary tools used to verify the logical or functional correctness of a design.

Using Transactional Level Models in a SoC Design Flow by Clouard, Ghenassia, Maillet-Contoz, and Strassen

This chapter discusses a real design flow at a real IC design company to illustrate the building, deployment, and use of transactional-level models to simulate systems at a higher level of abstraction, with much greater performance than at register transfer level (RTL), and to verify functional correctness and validate system performance characteristics.
Assertion-Based Verification by Foster and Marschner

This chapter introduces the relatively new topic of assertion-based verification, which is useful for capturing design intent and reusing it in both dynamic and static verification methods. Assertion libraries such as OVL and languages such as PSL and System Verilog assertions are used for illustrating the concepts.

Hardware Acceleration and Emulation by Bershteyn and Turner

This chapter discusses HW-based systems including FPGA, processor based accelerators/emulators, and FPGA prototypes for accelerated verification. It compares the characteristics of each type of system and typical use models.

Formal Property Verification by Fix and McMillan

This chapter discusses the concepts and theory behind formal property checking, including an overview of property specification and a discussion of formal verification technologies and engines.

Test

Design-for-Test by Koenemann

This chapter discusses the wide variety of methods, techniques, and tools available to solve design-for-test (DFT) problems. This is a huge area with a huge variety of techniques, many of which are implemented in tools that dovetail with the capabilities of the physical test equipment. The chapter surveys the specialized techniques required for effective DFT with special blocks such as memories as well as general logic cores.

Automatic Test Pattern Generation by Wang and Cheng

This chapter starts with the fundamentals of fault modeling and combinational ATPG concepts. It moves on to gate-level sequential ATPG, and discusses satisfiability (SAT) methods for circuits. Moving on beyond traditional fault modeling, it covers ATPG for cross talk faults, power supply noise, and applications beyond manufacturing test.

Analog and Mixed-Signal Test by Kaminska

This chapter first overviews the concepts behind analog testing, which include many characteristics of circuits that must be examined. The nature of analog faults is discussed and a variety of analog test equipment and measurement techniques surveyed. The concepts behind analog built-in-self-test (BIST) are reviewed and compared with the digital test.

RTL to GDS-II, or Synthesis, Place, and Route

Design Flows by Hathaway, Stok, Chinnery, and Keutzer

The RTL to GDSII flow has evolved considerably over the years, from point tools hooked loosely together, to a more integrated set of tools for design closure. This chapter addresses the design flow challenges based on the rising interconnect delays and new challenges to achieve closure.

Logic Synthesis by Khatri and Shenoy

This chapter provides an overview and survey of logic synthesis, which has since the early 1980s, grown to be the vital center of the RTL to GDSII design flow for digital design.
Power Analysis and Optimization from Circuit to Register Transfer Levels by Monteiro, Patel, and Tiwari

Power has become one of the major challenges in modern IC design. This chapter provides an overview of the most significant CAD techniques for low power, at several levels of abstraction.

Equivalence Checking by Kuehlmann and Somenzi

Equivalence checking can formally verify whether two design specifications are functionally equivalent. The chapter defines the equivalence-checking problem, discusses the foundation for the technology, and then discusses the algorithms for combinational and sequential equivalence checking.

Digital Layout — Placement by Reda and Kahng

Placement is one of the fundamental problems in automating digital IC layout. This chapter reviews the history of placement algorithms, the criteria used to evaluate quality of results, many of the detailed algorithms and approaches, and recent advances in the field.

Static Timing Analysis by Sapatnekar

This chapter overviews the most prominent techniques for static timing analysis. It then outlines issues relating to statistical timing analysis, which is becoming increasingly important to handle process variations in advanced IC technologies.

Structured Digital Design by Mo and Brayton

This chapter covers the techniques for designing regular structures, including data paths, programmable logic arrays, and memories. It extends the discussion to include regular chip architectures such as gate arrays and structured ASICs.

Routing by Scheffer

Routing continues from automatic placement as a key step in IC design. Routing creates all the wires necessary to connect all the placed components while obeying the process design rules. This chapter discusses various types of routers and the key algorithms.

Exploring Challenges of Libraries for Electronic Design by Hogan and Becker

This chapter discusses the factors that are most important and relevant for the design of libraries and IP, including standard cell libraries, cores, both hard and soft, and the design and user requirements for the same. It also places these factors in the overall design chain context.

Design Closure by Cohn and Osler

This chapter describes the common constraints in VLSI design, and how they are enforced through the steps of a design flow that emphasizes design closure. A reference flow for ASIC is used and illustrated. Future design closure issues are also discussed.

Tools for Chip-Package Codesign by Franzon

Chip-package co-design refers to design scenarios, in which the design of the chip impacts the package design or vice versa. This chapter discusses the drivers for new tools, the major issues, including mixed-signal needs, and the major design and modeling approaches.
Design Databases by Bales

The design database is at the core of any EDA system. While it is possible to build a bad EDA tool or flow on any database, it is impossible to build a good EDA tool or flow on a bad database. This chapter describes the place of a design database in an integrated design system. It discusses databases used in the past, those currently in use as well as emerging future databases.

FPGA Synthesis and Physical Design by Betz and Hutton

Programmable logic devices, both complex programmable logic devices (CPLDs) and FPGAs, have evolved from implementing small glue-logic designs to large complete systems. The increased use of such devices — they now are the majority of design starts — has resulted in significant research in CAD algorithms and tools targeting programmable logic. This chapter gives an overview of relevant architectures, CAD flows, and research.

Analog and Mixed-Signal Design

Analog Simulation: Circuit Level and Behavioral Level by Mantooth and Roychowdhury

Circuit simulation has always been a crucial component of analog system design and is becoming even more so today. In this chapter, we provide a quick tour of modern circuit simulation. This includes starting on the ground floor with circuit equations, device models, circuit analysis, more advanced analysis techniques motivated by RF circuits, new advances in circuit simulation using multtime techniques, and statistical noise analysis.

Simulation and Modeling for Analog and Mixed-Signal Integrated Circuits by Gielen and Philips

This chapter provides an overview of the modeling and simulation methods that are needed to design and embed analog and RF blocks in mixed-signal integrated systems (ASICs, SoCs, and SiPs). The role of behavioral models and mixed-signal methods involving models at multiple hierarchical levels is covered. The generation of performance models for analog circuit synthesis is also discussed.

Layout Tools for Analog ICs and Mixed-Signal SoCs: A Survey by Rutenbar and Cohn

Layout for analog circuits has historically been a time-consuming, manual, trial-and-error task. In this chapter, we cover the basic problems faced by those who need to create analog and mixed-signal layout, and survey the evolution of design tools and geometric/electrical optimization algorithms that have been directed at these problems.

Physical Verification

Design Rule Checking by Todd, Grodd, and Fetty

After the physical mask layout is created for a circuit for a specific design process, the layout is measured by a set of geometric constraints or rules for that process. The main objective of design rule checking is to achieve high overall yield and reliability. This chapter gives an overview of design rule checking (DRC) concepts and then discusses the basic verification algorithms and approaches.
Resolution Enhancement Techniques and Mask Data Preparation by Schellenberg

With more advanced IC fabrication processes, new physical effects, which could be ignored in the past, are being found to have a strong impact on the formation of features on the actual silicon wafer. It is now essential to transform the final layout via new tools in order to allow the manufacturing equipment to deliver the new devices with sufficient yield and reliability to be cost-effective. This chapter discusses the compensation schemes and mask data conversion technologies now available to accomplish the new design for manufacturability (DFM) goals.

Design for Manufacturability in the Nanometer Era by Dragone, Guardiani, and Strojwas

Achieving high yielding designs in state-of-the-art IC process technology has become an extremely challenging task. Design for manufacturability includes many techniques to modify the design of ICs in order to improve functional and parametric yield and reliability. This chapter discusses yield loss mechanisms and fundamental yield modeling approaches. It then discusses techniques for functional yield maximization and parametric yield optimization. Finally, DFM-aware design flows and the outlook for future DFM techniques are discussed.

Design and Analysis of Power Supply Networks by Blaauw, Pant, Chaudhry, and Panda

This chapter covers design methods, algorithms, tools for designing on-chip power grids, and networks. It includes the analysis and optimization of effects such as voltage drop and electro-migration.

Noise Considerations in Digital ICs by Kariat

On-chip noise issues and impact on signal integrity and reliability are becoming a major source of problems for deep submicron ICs. Thus the methods and tools for analyzing and coping with them, which are discussed in this chapter, have been gaining importance in recent years.

Layout Extraction by Kao, Lo, Basel, Singh, Spink, and Scheffer

Layout extraction is the translation of the topological layout back into the electrical circuit it is intended to represent. This chapter discusses the distinction between designed and parasitic devices, and discusses the three major parts of extraction: designed device extraction, interconnect extraction, and parasitic device extraction.

Mixed-Signal Noise Coupling in System-on-Chip Design: Modeling, Analysis, and Validation by Vergese and Nagata

This chapter describes the impact of noise coupling in mixed-signal ICs, and reviews techniques to model, analyze, and validate it. Different modeling approaches and computer simulation methods are presented, along with measurement techniques. Finally, the chapter reviews the application of substrate noise analysis to placement and power distribution synthesis.

Technology Computer-Aided Design

Process Simulation by Johnson

Process simulation is the modeling of the fabrication of semiconductor devices such as transistors. The ultimate goal is an accurate prediction of the active dopant distribution, the stress distribution,
and the device geometry. This chapter discusses the history, requirements, and development of process simulators.

**Device Modeling — from Physics to Electrical Parameter Extraction by Dutton, Choi, and Kan**

Technology files and design rules are essential building blocks of the IC design process. Development of these files and rules involves an iterative process that crosses the boundaries of technology and device development, product design, and quality assurance. This chapter starts with the physical description of IC devices and describes the evolution of TCAD tools.

**High-Accuracy Parasitic Extraction by Kamon and Iverson**

This chapter describes high-accuracy parasitic extraction methods using fast integral equation and random walk-based approaches.

**References**

Overview

The Integrated Circuit Design Process and Electronic Design Automation

Tools and Methodologies for System-Level Design


System-Level Specification and Modeling Languages


G. Berry, A hardware implementation of pure Esterel, Sadhana-Acad. P. Eng. S., 17, 95-109, 1992. (Special issue on real time systems.)


SoC Block-Based Design and IP Assembly


Repositories are Better for Reuse, Electronics Times (U.K.), March 27, 2000.


Sonics, www.sonicsinc.com

For example, Synopsys (www.synopsys.com/products/designware/dwverificationlibrary.html), Cadence (www.cadence.com/products/ip) are just two of many companies. The Design and Reuse catalogue gives many examples. See www.us.design-reuse.com/verificationip.


W3C Consortium, XML Standard, www.w3.org/XML


Mentor Graphics Platform Express,

www.mentor.com/products/embedded_software/platform_baseddesign/index.cfm

W3C Consortium, XSL Standard, www.w3.org/Style/XSL

Performance Evaluation Methods for Multiprocessor System-on-Chip Design


Y. Li and W. Wolf, A task-level hierarchical memory model for system synthesis of multiprocessors, Proceedings of the ACM/IEEE Design Automation Conference (DAC), Anaheim, CA, United States, June 1997,
System-Level Power Management


Q. Wu, Q. Qiu, and M. Pedram, An interleaved dual-battery power supply for battery-operated electronics, ASPDAC-00: Asia and South Pacific Design Automation Conference, January 2000, pp. 387□□□390.


Processor Modeling and Design Tools


http://www.ics.uci.edu/~express. Exploration framework using EXPRESSION.


Embedded Software Modeling and Design


Lee, E.A. , Overview of the Ptolemy Project, Technical Memorandum UCB/ERL M03/25, July 2, 2003, University of California, Berkeley, CA.


Yi, W. , Pettersson, P. , and Daniels, M. , Automatic verification of real-time communicating systems by constraint solving, Proceedings of the 7th International Conference on Formal Description Techniques, Berne, Switzerland, 4-7 October 1994.


Bjorkander, M., Real-time systems in UML (and SDL), Embedded System Engineering, October/November 2000, published by EDA.


Using Performance Metrics to Select Microprocessor Cores for IC Designs
Lord Kelvin (William Thomson), Popular Lectures and Addresses, Vol. 1, p. 73 (originally: Lecture to the Institution of Civil Engineers, 3, 1883).

Parallelizing High-Level Synthesis: A Code Transformational Approach to High-Level Synthesis


D. Ku and G. De Micheli, Relative scheduling under timing constraints, Design Automation Conference, 1990, pp. 59-64.


SPARK parallelizing high-level synthesis framework website, [http://mesl.ucsd.edu/spark].


Edison Design Group (EDG) compiler frontends, [http://www.edg.com].


---

**Cycle-Accurate System-Level Modeling and Performance Evaluation**


SystemC, [http://www.systemc.org].


VSI Alliance, http://www.vlsi.org


Zimmerman, C., The Quantitative Macroeconomics and Real Business Cycle, for statistical software see: http://dge.repec.org/software.html

Grace see http://plasma-gate.weizmann.ac.il/Grace/


Micro-Architectural Power Estimation and Optimization


L. Benini, A. Bogliolo, E. Macii, M. Poncino, and M. Surmei, Regression-based RTL power models for controllers, GLS-VLSI-00: ACM/IEEE Great Lakes Symposium on VLSI, Evanston, IL, March 2000, pp. 147-152.


Design Planning


J. Grason, A Dual Linear Graph Representation for Space-filling Location Problems of the Floor-Planning Type, MIT Press, Cambridge, Massachusetts, USA, 1970.


### Design and Verification Languages


IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164), The Institute of Electrical and Electronics Engineers (IEEE), New York, NY, 1993.

IEEE Standard VHDL Synthesis Packages (1076.3-1997), The Institute of Electrical and Electronics Engineers (IEEE), New York, NY, 1997.


**Digital Simulation**


**Using Transactional-Level Models in an SoC Design Flow**


S. Pasricha, N. Dutt, and M. Ben-Romdhane, Extending the TLM approach for fast communication architecture exploration, Proceedings of Design Automation Conference (DAC), San Diego, California, 2004, pp. 113-118.


TransEDA web site: http://www.transeda.com


L. Smeria and A. Ghosh, Methodology for hardware/software co-verification in C/C++, Proceedings of the High-Level Design Validation and Test Workshop (HLDVT®), San Diego, California, 1999.


SPIRIT Consortium web site: http://www.spiritconsortium.org
Assertion-Based Verification


Department of Defense Requirements for Hardware Description Languages, January 1983.


Hardware Acceleration and Emulation


N.-P. Chen et al., U.S. Patent 5,475,830.


A. Agarwal et al., U.S. Patent 5,596,742.

S.P. Sample et al., U.S. 5,960,191.


W.F. Beausoleil et al., U.S. Patent 6,035,117.


Formal Property Verification


**Design-For-Test**

K.J. Lee et al., Using a single input to support multiple scan chains, Proceedings of ICCAD, 1998, pp. 74-78 (broadcast scan).


A. Samad and M. Bell, Automating ASIC design-for-testability the VLSI test assistant, Proceedings of ITC, 1989, pp. 819-828 (DFT automation including direct access macro test).


H.W. Miller, Design for test via standardized design and display techniques, Elect. Test, 108A6, 1983 (system-level scan architecture; scannable register arrays, control, data, and shadow chains; reset and inversion for chain diagnosis).

A.M. Rincon et al., Core design and system-on-a-chip integration, IEEE Des. Test, Vol. 14, 26B, 1997 (test access mechanism for core testing).


V.S. Iyengar et al., On computing the sizes of detected delay faults, IEEE Trans. CAD, Vol. 9, 299□□□2, March 1990 (small delay fault simulator).


B. Nadeau-Dostie et al., A serial interfacing technique for built-in and external testing, Proceedings of CICC, 1989, pp. 22.2.1□□□2.5.

Automatic Test Pattern Generation

Wang, L.-C., Mercer, M.R., Kao, S.W., and Williams, T.W., On the decline of testing efficiency as fault coverage approaches 100%, 13th IEEE VLSI Test Symposium, Princeton, NJ, 30 April–May 1995, pp. 743B.


Cheng, K.-T., Dey, S., Rodgers, M., and Roy, K., Test challenges for deep sub-micron technologies, Design Automation Conference, Los Angeles, CA, 2000, pp. 142-149.


Analog and Mixed Signal Test
Roberts, G., Metrics, techniques and recent developments in mixed-signal testing, IEEE ICCAD, November 1996.


Kerman et al., Hardware histogram processor, COMPCON, p. 79.